Passivity-Preserving Parameterized Model Order Reduction Using Singular Values and Matrix Interpolation

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Passivity–preserving interpolation-based parameterized model order reduction of PEEC models based on scattered grids

The increasing operating frequencies and decreasing IC feature size call for 3-D electromagnetic (EM) methods, such as the Partial Element Equivalent Circuit (PEEC) method, as necessary tools for the analysis and design of high-speed systems. Very large systems of equations are often generated by 3-D EM methods and model order reduction (MOR) techniques are commonly used to reduce such a high m...

متن کامل

Passivity-preserving model reduction by analytic interpolation

Antoulas and Sorensen have recently proposed a passivity-preserving model-reduction method of linear systems based on Krylov projections. The idea is to approximate a positive-real rational transfer function with one of lower degree. The method is based on an observation by Antoulas (in the single-input/singleoutput case) that if the approximant is preserving a subset of the spectral zeros and ...

متن کامل

Model order reduction of parameterized circuit equations based on interpolation

In this paper, the state-of-the-art interpolation-based model order reduction methods are applied to parameterized circuit equations. We analyze these methods in great details, through which the advantages and disadvantages of each method are illuminated. The presented model reduction methods are then tested on some circuit models.

متن کامل

Comparison of Passivity Preserving Model Reduction Methods

Model-order reduction has become increasingly important during the past decade. As the size of very large scale integration (VLSI) circuits shrinks, while the operating frequencies and integration densities increase, the correct simulation of interconnects between transistors has become a must. Chip interconnects are described by large linear RLC networks, which are often difficult to simulate ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Components, Packaging and Manufacturing Technology

سال: 2013

ISSN: 2156-3950,2156-3985

DOI: 10.1109/tcpmt.2013.2248196